Senior Verification Engineer (UVM/SystemVerilog)

External listing

SQUARE ONE RESOURCES sp. z o.o. · Warszawa, mazowieckie · Full-time

Posted 4 days ago

Senior Verification Engineer (UVM/SystemVerilog) Miejsce pracy: Warszawa Technologies we use Expected UVM SystemVerilog Optional C C++ Python SystemC This is how we organize our work This is how we work at the client's…

Sign up free to read the full listing

Create a free Resume Hub account to see the complete job description, your match score, and apply.

Apply for this role

This role is sourced from Adzuna — applications go through their site, not through Resume Hub.