Senior Verification Engineer (UVM/SystemVerilog)
External listingSQUARE ONE RESOURCES sp. z o.o. · Warszawa, mazowieckie · Full-time
Posted 4 days ago
Senior Verification Engineer (UVM/SystemVerilog) Miejsce pracy: Warszawa Technologies we use Expected UVM SystemVerilog Optional C C++ Python SystemC This is how we organize our work This is how we work at the client's…